


SN74143


4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

- **15-mA Constant-Current Outputs**
For Driving Common-Anode LEDs such as TIL302 or TIL303 Without Series Resistors
- **Universal Logic Capabilities**
Ripple Blanking of Extraneous Zeros
Latch Outputs Can Drive Logic Processors Simultaneously
Decimal Point Driver Is Included
- **Synchronous BCD Counter Capability**
Cascadable to N-Bits
Look-Ahead-Enable Techniques Minimize Speed Degradation When Cascaded for Large-Word Display
Direct Clear Input



logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

This TTL MSI circuit contains the equivalent of 86 gates on a single chip. Logic inputs and outputs are completely TTL compatible. The buffered inputs are implemented with relatively large resistors in series with the bases of the input transistors to lower drive-current requirements to one-half of that required for a standard Series 54/74 TTL input. The serial-count-enable, actually two internal emitters, is rated as one standard Series 54/74 load. The logic outputs, except \overline{RBO} , have active pull-ups.

The SN74143 driver output is designed specifically to maintain a relatively constant on-level sink current of approximately 15 milliamperes from output "a" through "g" and seven milliamperes from output "dp" over a voltage range from one to five volts. Any number of LED's in series may be driven as long as the output voltage rating is not exceeded.

All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design. Maximum clock frequency is typically 18 megahertz and power dissipation is typically 280 milliwatts. The SN74143 is characterized for operation from 0°C to 70°C.



SN74143 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

description (continued)

Functions of the inputs and outputs of these devices are as follows:

FUNCTION	PIN NO.	DESCRIPTION
CLEAR INPUT	3	When low, resets and holds counter at 0. Must be high for normal counting.
CLOCK INPUT	2	Each positive-going transition will increment the counter provided that the circuit is in the normal counting mode (serial and parallel count enable inputs low, clear input high).
PARALLEL COUNT ENABLE INPUT (PCEI)	23	Must be low for normal counting mode. When high, counter will be inhibited. Logic level must not be changed when the clock is low.
SERIAL COUNT ENABLE INPUT (SCEI)	1	Must be low for normal counting mode, also must be low to enable maximum count output to go low. When high, counter will be inhibited and maximum count output will be driven high. Logic level must not be changed when the clock is low.
MAXIMUM COUNT OUTPUT	22	Will go low when the counter is at 9 and serial count enable input is low. Will return high when the counter changes to 0 and will remain high during counts 1 through 8. Will remain high (inhibited) as long as serial count enable input is high.
LATCH STROBE INPUT	21	When low, data in latches follow the data in the counter. When high, the data in the latches are held constant, and the counter may be operated independently.
LATCH OUTPUTS (QA, QB, QC, QD)	17, 18, 19, 20	The BCD data that drives the decoder can be stored in the 4-bit latch and is available at these outputs for driving other logic and/or processors. The binary weights of the outputs are: QA = 1, QB = 2, QC = 4, QD = 8.
DECIMAL POINT INPUT	7	Must be high to display decimal point. The decimal point is not displayed when this input is low or when the display is blanked.
BLANKING INPUT (BI)	5	When high, will blank (turn off) the entire display and force \overline{RBO} low. Must be low for normal display. May be pulsed to implement intensity control of the display.
RIPPLE-BLANKING INPUT (\overline{RBI})	4	When the data in the latches is BCD 0, a low input will blank the entire display and force the \overline{RBO} low. This input has no effect if the data in the latches is other than 0.
RIPPLE-BLANKING OUTPUT (\overline{RBO})	6	Supplies ripple blanking information for the ripple blanking input of the next decade. Provides a low if \overline{RBI} is high, or if \overline{RBI} is low and the data in the latches is BCD 0; otherwise, this output is high. This pin has a resistive pull-up circuit suitable for performing a wire-AND function with any open-collector output. Whenever this pin is low the entire display will be blanked; therefore, this pin may be used as an active-low blanking input.
LED/LAMP DRIVER OUTPUTS (a, b, c, d, e, f, g, dp)	15, 16, 14, 9, 11, 10, 13, 8	Outputs for driving seven-segment LED's or lamps and their decimal points. See segment identification and resultant displays on following page.




SN74143

4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988


logic diagram (positive logic)



SN74143 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	5.5 V
Off-state current at outputs "a" thru "g" and "dp"	250 μA
Continuous total power dissipation at (or below) 70°C free-air temperature (see Note 2)	1.4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	5	5.25	V
On-state voltage at outputs a thru g and dp ('143 only)	1		5	V
High-level output current, I_{OH}	Q_A, Q_B, Q_C, Q_D		-240	μA
	Maximum count		-560	
	\overline{RBO}		-120	
Low-level output current, I_{OL}	$Q_A, Q_B, Q_C, Q_D, \overline{RBO}$		4.8	mA
	Maximum count		11.2	
Clock pulse width, $t_w(\text{clock})$	High logic level	25		ns
	Low logic level	55		
Clear pulse width, $t_w(\text{clear})$		25		ns
Setup time, t_{su}	Serial and parallel carry	30 [†]		ns
	Clear inactive state	60 [†]		
Operating free-air temperature, T_A	0		70	°C

[†] The arrow indicates that the rising edge of the clock pulse is used for reference.

SN74143

4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT		
V _{IH}	High-level input voltage		2			V		
V _{IL}	Low-level input voltage				0.8	V		
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA			-1.5	V		
V _{OH}	High-level output voltage	\overline{RBO}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = MAX	2.4		V		
		Q _A , Q _B , Q _C , Q _D						
		Maximum count						
V _{OL}	Low-level output voltage	Q _A , Q _B , Q _C , \overline{RBO}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = MAX		0.4	V		
		Maximum count						
V _{O(off)}	Off-state output voltage	Outputs a thru g, dp	V _{CC} = MAX, I _{OH} = 250 μA	7		V		
V _{O(on)}	On-state output voltage	Outputs a thru g, dp	V _{CC} = MIN			V		
I _{O(on)}	On-state output current	Outputs a thru g	V _{CC} = MIN, V _O = 1 V	9	15	mA		
			V _{CC} = 5 V, V _O = 2 V		15			
			V _{CC} = MAX, V _O = 5 V		15		22	
		Output dp	V _{CC} = MIN, V _O = 1 V	4.5	7			
			V _{CC} = 5 V, V _O = 2 V		7			
			V _{CC} = MAX, V _O = 5 V		7		12	
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1	mA		
I _{IH}	High-level input current	Serial carry	V _{CC} = MAX, V _I = 2.4 V			40	μA	
		\overline{RBO} node		-0.12	-0.5		mA	
		Other inputs				20	μA	
I _{IL}	Low-level input current	Serial carry	V _{CC} = MAX, V _I = 0.4 V, See Note 3			-1.6		
		\overline{RBO} node				-1.5	-2.4	mA
		Other inputs					-0.8	
I _{OS}	Short-circuit output current	Q _A , Q _B , Q _C , Q _D	V _{CC} = MAX			-9	-27.5	mA
		Maximum count				-15	-55	
I _{CC}	Supply current		V _{CC} = MAX, See Note 4			56	93	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTES: 3. I_{IL} at \overline{RBO} node is tested with \overline{BI} grounded and RBI at 4.5 V.

4. I_{CC} is measured after the following conditions are established:

- a) \overline{STROBE} = RBI = DP = 4.5 V
- b) Parallel count enable = serial count enable = \overline{BI} = GND
- c) Clear () then clock until all outputs are on ()
- d) Outputs "a" through "g" and "dp" at 2.5 V, all other outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				12	18		MHz
t _{PLH}	Serial look-ahead	Maximum count	C _L = 15 pF, R _L = 560 Ω, See Note 5		12	20	ns
t _{PHL}					23	35	
t _{PLH}	Clock	Maximum count			26	40	ns
t _{PHL}					29	45	
t _{PLH}	Clock	Q _A , Q _B , Q _C , Q _D	C _L = 15 pF, R _L = 1.2 kΩ,		28	45	ns
t _{PHL}							




SN74143 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

TYPICAL APPLICATION DATA

This application demonstrates how the drivers may be cascaded for N-bit display applications. It features:

- Synchronous, look-ahead counting
- Ripple blanking of leading zeros; blanking of trailing zeros (not illustrated) can also be implemented
- Overriding blanking for total suppression or intensity modulation of display
- Direct parallel clear
- Latch strobe permits counter to acquire next display while viewing current display



†The serial count-enable input of the least-significant digit is normally grounded; however, it may be used as a count-enable control for the entire counter (high to disable, low to count) provided the logic level on this pin is not changed while the clock line is low or false counting may result.


SN74143

4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

FUNCTION TABLE

FUNCTION	CLOCK PULSE	INPUTS						OUTPUTS						TYPICAL DISPLAY	NOTES							
		CLEAR	LATCH STROBE	RBI	BT	DECIMAL INPUT	SERIAL CARRY	PARALLEL CARRY	RBI/RBO	MAXIMUM COUNT OUTPUT	LATCH QD QC QB QA	a	b			c	d	e	f	g	dp	
Clear/Ripple Blank		L	L	L	X	X	X	X	L	H	L L L L	L	L	L	L	L	L	L	L	L	None	A, E
Blank		H	L	X	H	X	X	X	L	H	L L L L	L	L	L	L	L	L	L	L	L	None	A, D, E
Decimal	0	H	L	H	L	H	L	L	H	H	L L L L	H	L	L	L	L	L	L	L	L	0	B
	1	H	L	H	L	L	L	L	H	H	L L L H	H	L	L	L	L	L	L	L	L	1	B
	2	H	L	H	L	L	L	L	H	H	L L H L	H	L	L	L	L	L	L	L	L	2	B
	3	H	L	H	L	L	L	L	H	H	L L H H	H	L	L	L	L	L	L	L	L	3	B
	4	H	L	H	L	L	L	L	H	H	L H L L	H	L	L	L	L	L	L	L	L	4	B
	5	H	L	H	L	L	L	L	H	H	L H L H	H	L	L	L	L	L	L	L	L	5	B
	6	H	L	H	L	L	L	L	H	H	L H H L	H	L	L	L	L	L	L	L	L	6	B
	7	H	L	H	L	L	L	L	H	H	L H H H	H	L	L	L	L	L	L	L	L	7	B
	8	H	L	H	L	L	L	L	H	H	H L L L	H	L	L	L	L	L	L	L	L	8	B
	9	H	L	H	L	L	L	L	H	H	H L L H	H	L	L	L	L	L	L	L	L	9	B
	0	H	L	H	L	L	L	L	H	H	L L L L	H	L	L	L	L	L	L	L	L	0	B, C
	1	H	L	H	L	L	L	L	H	H	L L L H	H	L	L	L	L	L	L	L	L	1	B
	2	H	L	H	L	L	L	L	H	H	L L H L	H	L	L	L	L	L	L	L	L	2	B
	3	H	L	H	L	L	L	L	H	H	L L H H	H	L	L	L	L	L	L	L	L	3	B
	4	H	L	H	L	L	L	L	H	H	L H L L	H	L	L	L	L	L	L	L	L	4	B
	5	H	L	H	L	L	L	L	H	H	L H L H	H	L	L	L	L	L	L	L	L	5	B
Latch	6	H	H	H	L	L	L	L	H	H	L H L H	H	L	L	L	L	L	L	L	L	6	B
Latch	7	H	H	H	L	L	L	L	H	H	L H L H	H	L	L	L	L	L	L	L	L	7	B
	8	H	L	H	L	L	L	L	H	H	H L L L	H	L	L	L	L	L	L	L	L	8	B
	9	H	L	H	L	L	L	L	H	H	H L L H	H	L	L	L	L	L	L	L	L	9	B
Ripple Blank	0	H	L	L	X	L	L	L	L	L	L L L L	L	L	L	L	L	L	L	L	L	None	A, B, E



NOTES: A. \overline{RBI}/RBO is wire-AND logic serving as ripple blanking input (\overline{RBI}) and/or ripple blanking output (RBO).

B. The blanking input (\overline{BT}) must be low when functions DECIMAL/0 through 20/RIPPLE BLANK are desired.

C. The ripple-blanking input (\overline{RBI}) must be open or high to display a zero during the decimal 0 input.

D. When a high logic level is applied directly to the blanking input (\overline{BT}) all segment outputs are off regardless of any other input condition.

E. When the ripple-blanking input (\overline{RBI}) and outputs QA through QD are at a low logic level, all segment outputs are off and the ripple-blanking output (RBO) goes to a low logic level (response condition).

SEGMENT IDENTIFICATION



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
SN74143N	OBSOLETE	PDIP	N	24		TBD	Call TI	Call TI	0 to 70		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T)**

PLASTIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-011
 D. Falls within JEDEC MS-015 (32 pin only)

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com